Here is how I define the rom module module rom( input wire [31:0] inst_addr_i, output reg [31:0] inst_o ); reg [31:0] rom_mem[0:100];
quality-gate
runcommand
android-imagebutton
dcu
azure-machine-learning-studio
testserver
c-header
otree
cron-task
retina
smart-open
core-nfc
pygooglenews
httplistener
data-filtering
dsa
preferenceactivity
borland-c++
change-management
mysql-error-126
viewer
package.json
java-mission-control
rake-test
prolog-toplevel
integer-promotion
doxia
rebuild
regional-settings
tracking